Preparation

---

Table of contents

• Install Vitis
• Create Vitis HLS Project
• Generating Bitstream in Vivado
• Deploying the Adder on FPGA